TierTrain: Proactive Memory Tiering for CPU-Based DNN Training
Research Scientist
Processor Architecture Research Lab, Intel Labs
ISMM, Seoul, South Korea 2025
Introduction
DNN training on CPUs – a memory perspective.
TierTrain leverages the periodic access pattern in an application to enable aggressive and timely tiering of data.